

# An Ultra Low-Voltage CMOS Self-Biased OTA

Simran Singh

Student, School Of ICT  
Gautam Buddha University  
Greater Noida  
[simransinghh386@gmail.com](mailto:simransinghh386@gmail.com)

Priyanka Goyal

Faculty Associate, School Of ICT  
Gautam Buddha University  
Greater Noida  
Pri\_2288@yahoo.co.in

**Abstract—** An OTA (Operational Transconductance Amplifier) is designed for low voltage and low power operations. Differential amplifier is the most important amplifier in the analog design circuits because of its good performance as input amplifier. In this paper, the three stage OTA is designed using 65nm CMOS technology. The input stage of the OTA is designed using the bulk driven MOS pseudo differential pair, provide rail-to-rail output range with the minimum supply voltage. The characteristics of OTA giving in terms of common-mode, power supply rejection ratio, voltage gain and power consumption. The self biasing technique is used to bias the OTA which in turn enhances the performance of OTA and eliminating the need of extra biasing circuitry. The measured output for the OTA provides the dc gain of 46 dB for the supply voltage 0.5 V. At voltage 0.5 V the measured power dissipation is 124 $\mu$ W.

**Keywords-** OTA, CMRR, PSRR, Ultra-low-voltage.

## I. INTRODUCTION

From last few years the integrated circuit design is gone towards the low voltage and low power supply techniques as in the increasing demand for portable systems. Low voltage power supply technique has more importance in the portable applications. Low voltage analog circuit designs are greatly different from large voltage analog circuit design. So there is need for some design techniques to match the low voltage design. The current mode approaches are good alternative method for low voltage with high performance analog circuit. Current levels are more concerned in current mode methods for the operation of circuit.

Also the small channel-length CMOS transistors operate by the low voltage power supply. The supply voltage for low power applications is set for less than 0.5V in coming years. But this continuous reduction in the supply voltage and channel-length of transistor has destroyed the performance of analog circuitry. Probably, it affects the device intrinsic gain, output voltage swing and common mode range. In order to increase the gain of OTA multi-cascading techniques are more preferable over the conventional cascading techniques and also the technique is often used for low voltage operations. Also, to improve the range at output and input of amplifier, various design techniques were introduced for example level-shifting, self-cascading, floating gate transistor and bulk biasing. For various systems and for analog circuits an OTA used as important building blocks. Depending on circuitry, an OTA satisfy many design requirements. Working principle of conventional OTA is based on VCCS (Voltage Controlled

Current Source) i.e. it produces output current for input voltage.

This paper proposed an OTA design operated at sub-1V power supply as well as achieving rail to rail input range at the output of the amplifier. Bulk-driven MOS transistor and pseudo- differential amplifier technique are used to obtain rail to rail input range with ultra low voltage power supply. And to improve the performance of the OTA a novel biasing technique is introduced which in turn, eliminates the need for extra biasing circuitry. These proposed methods enhance the power-supply rejection ratio and common-mode rejection of the OTA.

Now, in section II, discuss the techniques and input-stage design used to obtain rail to rail input range and low supply voltage operation. In section III, proposed biasing technique is describe. Section IV, frequency compensation scheme set up in the OTA. Circuit design of the OTA is then discuss in the section V while section VI gives the conclusion of the paper.

## II. DESIGN OF INPUT-STAGE AND TECHNIQUES FOLLOWED

The OTA technique to obtain rail to rail input range, complementary differential pair is used show in Fig. 1. To provide adequate amount of transconductance one of the two complementary differential pair should be fully on over the range of 0 to  $V_{DD\ min}$ . For low common mode input, the NMOS differential pair is off and PMOS differential pair is operates in saturation. For high common mode input, the PMOS differential pair is off and NMOS differential pair operates in saturation. As a result, it provides the rail to rail common mode because complementary differential pair is always working. Here, it is important to note that the input level in the middle region of the supply, both the differential pairs is on which elevates the transconductance level. Using the architecture the supply voltage given by the expression  $V_{DD\ min} = V_{GS\ n} + |V_{GS\ p}| + 2|V_{D\ sat}|$  [1]. If the supply voltage is less than  $V_{DD\ min}$ , both differential pair are turned off at the same time for the input common mode values besides the middle of the supply range.[4][5].




Fig. 1 Complementary differential pair[1]

### A. Bulk-Driven MOS Transistor

Bulk-driven MOS transistor [6] technique commonly use for low voltage analog circuit. The operation principle of the bulk-driven MOS is similar to the JFET. It is the good solution to overcome the threshold voltage. The operational principle of the bulk-driven method is that the gate-to-source voltage is set at the point which is enough to form an inversion layer and the input signal is also applied to the bulk terminal. In this way the threshold voltage is either eliminate or decrease in signal path. The circuit and the cross-section of bulk-driven transistor is shown in the Fig. 2. The bulk-driven transistor is function as depletion type device which operates with the zero, negative and slightly positive bias voltage. Thus, bulk-driven technique permits the smaller voltage to be applied at the input terminal. The bulk voltage affects the thickness of the inversion layer, the drain current can be adjusted by changing the bulk voltage via the body.

The major advantage of using bulk-driven transistor is the ON/OFF ratio of large voltage which is used for modulation. Although overcoming the threshold requirement there are the several disadvantage of bulk-driven transistor. First, the transitional frequency of the gate-driven transistor is greater than bulk-driven transistor which reduces the speed and bandwidth. Second, noise performance of the bulk-driven transistor is poor than the gate-driven transistor. Third, transconductance of the bulk-driven transistor is less than the gate-driven transistor.

### B. Pseudo Differential Pair

The pseudo differential pair [8] with CMFF (common-mode feed forward) shown in Fig. 3(a). As shown in the figure it uses the separate transconductance for common-mode detection. This resulting topology increase load at the driving stage because of the connection of two input transistors, one for the common-mode transconductance and other for differential transconductance. As a result, it doubles the input capacitance. The PSRR (power supply rejection ratio) and CMRR

(common-mode rejection ratio) of the circuit is then expressed as

$$(1) \quad CMRR = PSRR \approx \frac{1}{2} g_{m2} (r_{o1} || r_{o2})$$




Fig. 2 Bulk-Driven transistor circuit[1]




Fig. 3(a) Pseudo Differential Pair with CMFF[1]




Fig. 3(b) Pseudo Differential Pair without CMFF[1]

The conventional differential pair without CMFF shown in Fig. 3(b) cannot be used. The disadvantage of using this type of

differential pair is the intense decline in the power supply rejection and the common-mode. To overcome this problem pseudo differential with CMFF is used here.




Fig. 4 (a) The Wilson current mirror (b) The Super-Wilson current mirror[2].

### C. Super Wilson Current Mirror

Current mirrors [3] are the major component in analog circuits. Current mirror is a circuit designed to reflect the current from one active device to another by controlling the current and holding the output current constant irrespective of loading. The simple current mirror is not suitable for low-supply-voltage design as it need input voltage of two (may be more, if deal with body effect) diode drops and saturation [2]. So, the Super-Wilson current [2] mirror taken into count as it functions at all levels from weak inversion to strong inversion. The super Wilson current mirror is shown in the Fig. 4. The Wilson current mirror attains a high incremental output resistance. A diode connected transistor is used in the high swing Super-Wilson current mirror. It helps to reduce current mismatch between input current and output current by holding the drain of the mirroring transistor almost to the same voltage.

### III. THE SELF- BIASING TECHNIQUE

The three stages OTA with the proposed biasing technique [1] is shown in the Fig. 5. The first stage is the pseudo differential pair, second stage is common source stage with current mirror and third stage is common source stage with current source load. The designed OTA uses common-mode feed forward circuit of the first stage to bias the gate of transistor  $M_1$  and  $M_5$  in the second stage. Also,  $v_{out2}$  is used to bias the gate of the transistor  $M_8$  in third stage which is shown by the dashed lines in Fig. 5. In this way, the OTA bias itself or in other words, there is no need of extra biasing circuitry to bias the OTA. The self-biasing technique reduces the power consumption up to 25% in comparison to that circuit which uses separate biasing circuit self-biasing technique also reduces overall area, supply noise and OTA sensitivity to common-mode voltage.




Fig. 5 Schematic of Self-Biasing[1]




Fig. 6 Schematic for DFC network[1]

### IV. FREQUENCY COMPENSATION

Frequency compensation network is used in the designed OTA. It is based on the DFC (damping factor control) compensation [7]. The proposed OTA with DFC compensation network is shown in Fig. 6. Frequency compensation is compulsory to stabilize closed-loop three-stage amplifier. The DFC network has two nested miller capacitors ( $C_{c1}$  and  $C_{c2}$ ) in addition with DFC stage  $G_{mfc}$ . The DFC compensation greatly intensifies the bandwidth in comparison to nested miller technique. To stabilize OTA, nested miller compensation uses two negative capacitive feedbacks as depicted where  $C_{c1}$  is for pole splitting and  $C_{c2}$  is for adjusting the damping factor of non-dominant poles.

Simulation of conventional nested miller technique and the DFC technique shows the improvement in the unity-gain frequency up to 3 times for the same phase margin and also for same power consumption and for the same driving load. Here, the value given to load capacitor is  $C_L = 3pF$  [1] and to miller capacitor is  $C_{c1} = 550 fF$  and  $C_{c2} = 5pF$  [1]. It also enhances the large behavior of the OTA.




Fig.7 Schematic of proposed OTA

## V. PROPOSED OTA DESIGN

The schematic of the proposed OTA with frequency compensation, Super-Wilson current mirror and self-biasing is shown in Fig. 7. The proposed design consists of three amplifying stages. The first stage is the bulk driven pseudo-differential pair which had advantages of both (bulk-driving transistor and pseudo differential pair) technique depicted in the section II. The second stage is the common-source stage with Super-Wilson current mirror also described in section II. The third stage is the common-source stage with the current source. The first stage and the third stage are the inverting while the second stage is non-inverting. It is because, to sure the negative feed backs of the inner loops the third stage required to be inverted. So the second stage is load with super-Wilson current mirror and third stage is load with the current source.

In these three amplifying stages, the channel length of the transistor is set to 2 times minimum length to provide the enough intrinsic gain. To provide the current level, needed to attain the appropriate specifications width of the transistors is adjust. The voltage supply  $V_{DD\ min}$  [1] is expressed by

$$V_{DD\ min} = |V_{GS1}| + V_{GS2} \quad (2)$$

So in case transistor works in sub-threshold region, means,  $|V_{GS1}| < |V_{TH}|$  then  $V_{DD\ min}$  can be less than the threshold voltage of PMOS and NMOS transistor. In this circuit, transistor's threshold voltage is set to 0.5 V for both PMOS and NMOS transistor.

## VI. RESULTS

The low voltage self-biased OTA was fabricated at 65nm CMOS technology. The OTA is designed to exploit the gain of 46 dB and the unity-gain frequency of 97 MHz at  $V_{DD} = 0.5$  V. The phase margin is 52°. The total dc power consumed by the OTA is 124  $\mu$ W for  $V_{DD} = 0.5$  V. The open loop-frequency response is shown in fig. 8. Fig. 9 represents the input and

output waveforms of OTA at  $V_{DD} = 0.5$  V. The measured slew rate is 77.2 V/ $\mu$ s for  $V_{DD} = 0.5$  V and the waveform shown in fig. 10. The low frequency CMRR is measured to be greater than 30 dB while the PSRR is greater than 40 dB for  $V_{DD} = 0.5$  V. Table I shows the performance parameters for supply voltage 0.5 V of OTA.

## VII. CONCLUSION

The low voltage OTA is proposed for the low-voltage operation in CMOS technologies. The first stage or the input stage of OTA utilizes two low-voltage techniques i.e. pseudo-differential pair and bulk-driving MOS. The benefit of using these two technologies is that it provides the rail-to-rail common-mode operation and minimum supply voltage operation simultaneously. At second stage, Super-Wilson current mirror is used at does not have channel length modulation and increased output impedance which helps in increasing the gain and reduce power consumption. The OTA also deploys the self-biasing technique that eliminates the extra biasing circuitry and enhances the performance of OTA by reducing area and power.

The three stage OTA was designed on 65nm CMOS technology. The proposed OTA produces the gain of 46 dB for supply voltage of 0.5 V. The power consumed by the OTA is 124  $\mu$ W. The CMRR of the OTA is 32.46 dB for  $V_{DD} = 0.5$  V and PSRR is 53 dB for  $V_{DD} = 0.5$  V.




Fig. 8 Open Loop Frequency Response




Fig. 9 Rail-to-Rail input and output swing

TABLE I SIMULATED PERFORMANCE OF THE OTA

Parameters	$V_{DD} = 0.5 \text{ V}$
DC gain	46 dB
Unity-gain frequency	97 MHz
Phase margin	52°
Output swing	0.5 V
Slew rate	77.2 V/ $\mu\text{s}$
CMRR	>30 dB
PSRR	>40 dB
Power	124 $\mu\text{W}$




Fig. 10 Slew Rate of Proposed OTA

## REFERENCES

[1] Omer Abdelfattah, Gordan W. Roberts, Ishiang Shih and Yi Chi Shih, "An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range," *IEEE Transactions On Circuit and Systems—I: Regular Papers*, Vol. 62, No. 10, October 2015.

[2] Bradley A. Minch, "Low Voltage Wilson Current Mirrors," pp. 2220-2223, 2007.

[3] Priya M K and Vanitha Rugmoni V K, "A Low Voltage Very High Impedance Current Mirror Circuit and Its Application," *2013 International Conference on Control Communication and Computing (ICCC)*.

[4] J. Fonderie, M. Maris, E. J. Schnitger, and J. H. Huijsing, "1-V operational amplifier with rail-to-rail input and output ranges," *IEEE J. Solid-State Circuits*, vol. SC-24, pp. 1151–1159, Dec. 1989.

[5] T. Stockstad and H. Yoshizawa, "A 0.9 V-0.5  $\mu\text{A}$  Rail-to-Rail Cmos Operational Amplifier," *IEEE J. Solid-State Circuits*, Vol. 37, pp. 286-292, mar, 2002.

[6] S.S. Rajput and S.S. Jamuar, "Low Voltage Analog Circuit Design Techniques," *IEEE Circuits Syst. Mag.*, Vol. 2, no. 1, pp. 24-42, May 2002.

[7] K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation," *IEEE J. Solid-State Circuits*, Vol. 35, pp. 221–230, Feb.2000.

[8] F. Rezzi, A. Baschiroto and R. Castello, "A 3-V 12–55 MHz BiCMOS pseudo-differential continuous-time filter," *IEEE Trans. Circuits Syst.I, Fundam. Theory Appl.*, vol. 42, pp. 896–903, Nov. 1995.

[9] Ka Nang Leung, Philip K. T. Mok, Wing-Hung Ki, and Johnny K. O. Sin, "Three-Stage Large Capacitive Load Amplifier Damping-Factor-Control Frequency compensator," *IEEE TRANSACTIONS ON SOLID-STATE CIRCUITS*, VOL. 35, NO. 2, FEBRUARY 2000.

[10] Hamid Aminzadeh, Kahlil Mafinezhad and Rza Lotfi, "Design of Nested-Miller Compensated Operational Amplifiers Based On Settling Time ," *International Journal Of Circuits, System And Signal Processing*.

[11] Jeroen Fonderie, Marinus M. Maris, Erik J. Schnitger And Johan H. Huijsing, "1-V Operational Amplifier With Rail-to-Rail Input And Output Ranges," *IEEE Journal Of Solid-State Circuits*, Vol. 24, No. 6, December 1989.

[12] Liang Zuo and Syed K. Islam, "Low-Voltage Bulk-Driven Operational Amplifier with Improved Transconductance ," *IEEE Transactions On Circuits And Systems—I: Regular Papers*.

[13] Tsung-Hsien Lin, Chin-Kung Wu and Ming-Chung Tsai, "A 0.8-V 0.25-mW Current Mirror OTA With 160-MHz GBW in 0.18- $\mu\text{W}$  CMOS," *IEEE Transactions On Circuits And Systems—II: Express Briefs*, Vol. 54, No. 2, February 2007.

[14] A. N. Mohieldin, E. Sanchez-Sinencio, and J. Silva-Martinez, "A fully Balanced Pseudo-Differential OTA With Common-Mode Feedforward And Inherent Common-Mode Feedback Detector," *IEEE J. Solid-State Circuits*, Vol. 38, pp. 663–668, Apr. 2003.

[15] A. D. Grasso, G. Palumbo, and S. Pennisi, "Analytical comparison of frequency compensation techniques in three-stage amplifiers," *Int. J. Circuit Theory Appl.*, Vol. 36, no. 1, pp. 53–80, Jan. 2008.

[16] E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operation," *IEEE J. Solid-State Circuits*, vol. SC-12, pp. 224–231, Jun. 1977. R. R. Harrison, "A wide-linear-range subthreshold CMOS transconductor employing the back-gate effect," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2002, Vol. 3, pp. 727–730.

[17] B. Blalock, P. Allen, and G. Rincon-Mora, "Designing 1-V op-amps using standard digital CMOS technology," *IEEE Trans. Circuits Syst.II, Analog Digit. Signal Process.*, Vol. 45, no. 7, pp. 769–780, Jul. 1998.

[18] L. Zuo and S. Islam, "Low-voltage bulk-driven operational amplifier with improved transconductance," *IEEE Trans. Circuits Syst. I, Reg. Papers*, , Vol. 60, no. 8, pp. 2084–2091, Aug. 2013.